

WHAT IS CLAIMED IS:

1 \1. A method of forming a conductive structure within
2 an integrated circuit comprising:

3 forming a conformal tungsten layer over a
4 dielectric layer and within openings within the dielectric
5 layer;

6 forming a protective barrier layer over the
7 tungsten layer, wherein the protective barrier layer
comprises a material for which removal by chemical
mechanical polishing is primarily mechanical; and

8 removing at least portions of the protective
9 barrier layer and the tungsten layer by chemical mechanical
10 polishing.

11 2. The method as set forth in Claim 1 wherein the
12 step of forming a protective barrier layer over the
13 tungsten layer further comprises:

14 forming a titanium or titanium nitride layer on
15 the tungsten layer.

1 6. The method as set forth in Claim 5 wherein the
2 step of removing at least portions of the protective
3 barrier layer and the tungsten layer by chemical mechanical
4 polishing further comprises:

5 after removing portions of the protective barrier
6 layer overlying the dielectric regions between the openings
7 within the dielectric layer, removing portions of the
8 tungsten layer overlying the dielectric regions between the
9 openings within the dielectric layer; and

10 during removal of portions of the tungsten layer
11 overlying the dielectric regions between the openings
12 within the dielectric layer, removing portions of the
13 protective barrier layer overlying the openings within the
14 dielectric layer.

1 8. A portion of an integrated circuit structure
2 comprising:

3 a dielectric layer over a substrate;
4 a conformal tungsten layer over the dielectric
5 layer and within openings within the dielectric layer; and
6 a protective barrier layer over the tungsten
7 layer, wherein the protective barrier layer comprises a
8 material for which removal by chemical mechanical polishing
9 is primarily mechanical.

10 9. The portion of an integrated circuit structure as
11 set forth in Claim 8 wherein the protective barrier layer
12 is titanium or titanium nitride.

13 10. The portion of an integrated circuit structure as
14 set forth in Claim 8 wherein portions of the tungsten layer
15 within the openings are thicker than portions of the
16 tungsten layer over the dielectric layer.

17 11. The portion of an integrated circuit structure as
18 set forth in Claim 8 wherein the protective barrier layer
19 overlies the entire tungsten layer.

1 12. The portion of an integrated circuit structure as
2 set forth in Claim 8 wherein the protective barrier layer
3 overlies portions of the tungsten layer within the openings
4 but not portions of the tungsten layer over the dielectric
5 layer.

1 13. The portion of an integrated circuit structure as
2 set forth in Claim 8 wherein the tungsten layer has a
3 thickness of between about 4500 and 8000 angstroms.

1 14. The portion of an integrated circuit structure as
2 set forth in Claim 8 wherein the protective barrier layer
3 has a thickness of between about 100 and 800 angstroms.

1 15. The portion of an integrated circuit structure as
2 set forth in Claim 8 wherein at least one opening within
3 the dielectric layer is sized to form a capacitive
4 electrode from tungsten within the at least one opening.

1 16. A portion of an integrated circuit structure
2 comprising:
3 a dielectric layer having an opening therein;
4 tungsten within the opening; and
5 a portion of a protective barrier layer over a
6 central region of the tungsten within the opening.

1 17. The portion of an integrated circuit structure as
2 set forth in Claim 16 wherein the portion of the protective
3 barrier layer comprises a material for which removal by
4 chemical mechanical polishing is primarily mechanical.

1 18. The portion of an integrated circuit structure as
2 set forth in Claim 16 wherein the portion of the protective
3 barrier layer is titanium or titanium nitride.

1 19. The portion of an integrated circuit structure as
2 set forth in Claim 16 wherein the tungsten and the portion
3 of the protective barrier layer form an upper surface which
4 is substantially planar with an upper surface of the
5 dielectric layer.

1 20. The portion of an integrated circuit structure as
2 set forth in Claim 16 wherein the opening within the
3 dielectric layer is sized to form a capacitive electrode
4 from the tungsten within the opening.

09874463.0E3101